

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS -
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.**

FIGURE 1

Design Cycle



350220:06/92060

FIGURE 2




FIGURE 4




FIGURE 3A




FIGURE 3B




FIGURE 3C




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10A




FIGURE 10B




FIGURE 11





FIGURE 12



0506790-02098
060220-06292050

FIGURE 13







Figure 1: VEGA flow.



Step #1: Leaf modules A, B, and C are synthesized.



Step #2: Module D is synthesized with modules A and B made non-modifiable (dont-touch attributes).



Step #3: Module TOP is synthesized with modules C and D made non-modifiable.

FIGURE 14 : Bottom-up synthesis.







FIGURE 17 : Default constraints used for initial mapping.



Step #1: Constraints are set on top-level module (operating conditions, clock definitions, ect).




Step #2: Constraints are derived on modules C and D.







Step #3: Constraints are derived on leaf modules A and B.

FIGURE 16: Top-down characterization.

390 391










FIGURE 21 : Automatic script generation.






FIGURE 22 : Hierarchy ungrouping.




Broken timing paths run through modules M2 and M3.

Module M1 mixes hierarchy (modules M2 and M3) with logic (cloud C).



Grouping



M2-M3 timing paths are now fully contained in new module NEW1.

If modules M2 and M3 are small enough, the hierarchy can be dissolved below NEW1.

New module NEW2 encapsulates cloud of logic C.

FIGURE 23 : Hierarchy grouping.

860220" 06/92060




FIGURE 24 : Support for design hierarchy re-arrangement.





FIGURE 25 : Module processing order for parallel bottom-up synthesis.




[illegible]

FIGURE 27 : Script flow implemented by VEGA.

060220" 06.92050




FIGURE 28: Structure of initial mapping script.




FIGURE 29 : Operations performed on each module by initial mapping.

09026790-02098




FIGURE 30 : Structure of characterization script.




FIGURE 31 : Structure of constraints setting on top-level.

860220" 06492068




FIGURE 32 : Structure of re-synthesis script.

```

always (posedge INT_CLK)
begin
  if (~SEL)
    Z = D0;
  else
    Z = D1;
end

always @(CLK or GCLK)
  assign INT_CLK = CLK & GCLK;

```




FIGURE 33 : Example of RTL code and equivalent Hardware view for RTL analysis.




FIGURE 36 : Logic synthesis process

310

```
process(RESET_N, CLK)
begin
    if (RESET_N = '0') THEN
        Q1 <= '0';
    elsif CLK'event AND (CLK = '1') THEN
        Q1 <= D1;
        Q2 <= D2;
    endif;
end process;
```

a. VHDL code for a 2-bit register with partial asynchronous reset




FIGURE 34B

b. Implementation created by Synopsys Design Compiler.




FIGURE 34 C

c. Implementation created by AMBIT BuildGates

: Implementation of partial asynchronous reset.

313




FIGURE 35A . RTL code




FIGURE 35 B Synopsys Design Compiler view of the RTL code

; Handling of unconnected module input pins by Synopsys Design Compiler.




FIGURE 37 : Failing implementation of a latch with clear.




FIGURE 39 : External and internal clocks.

860720" 06.292060




FIGURE 38 : Examples of transforms used for RTL code translation.




FIGURE 40 : Process used to map cells that create internal clocks.




FIGURE 41A Clock source retrieved through using a connected port.




FIGURE 41B Clock retrieved through using a connected clock input pin on a RAM.




FIGURE 41C Clock source retrieved through using the connected net.

• : Retrieving names of new source pins.

860220"06292050




FIGURE 42 : Example of internal clocks altered through initial mapping.




FIGURE 43: Handling clock generators with a "backbox_design" directive.




FIGURE 44 : Example of buffering tree used for clock distribution.




FIGURE 45 : Example of parallel buffers.




Fig 46




FIG. 47